

FIG. 1 (Prior Art)




FIG. 2





FIG. 3






FIG. 5




FIG. 6




FIG. 7






FIG. 8





Qstop1[N:0] Pulse1 Qstop2[N:0] Qstop3[N:0] Pulse2 Pulse3 IN1[N:0] Pulse IN1[N:0] Pulse IN1[N:0] Pulse 1111 1112 **COMP COMP COMP** IN2[N:0] IN2[N:0] IN2[N:0] 1113 --1102 -1103 **VDD** -1101 OSC CKT COUNTER OSC\_EN OSC\_OUT EN OUT CK Q[N:0] - QC[N:0] ClkStart -R CK R -1106 1105 Reset-

FIG. 11




FIG. 12




FIG. 13

